The SPARC64 VI V was the basis for a series of successive processors designed for servers, and later, supercomputers.
| FactSnippet No. 1,563,832 |
The SPARC64 VI V was the basis for a series of successive processors designed for servers, and later, supercomputers.
| FactSnippet No. 1,563,832 |
SPARC64 VI V is a four-issue superscalar microprocessor with out-of-order execution.
| FactSnippet No. 1,563,833 |
The SPARC64 VI V has six reserve stations, two that serve the integer units, one for the address generators, two for the floating-point units, and one for branch instructions.
| FactSnippet No. 1,563,834 |
The SPARC64 VI V has separate update buffers for integer and floating-point units.
| FactSnippet No. 1,563,835 |
SPARC64 VI V consisted of 191 million transistors, of which 19 million are contained in logic circuits.
| FactSnippet No. 1,563,836 |
SPARC64 VI, code-named Olympus-C, is a two-core processor which succeeded the SPARC64 V+.
| FactSnippet No. 1,563,837 |
SPARC64 VI was originally to have been introduced in mid-2004 in Fujitsu's PrimePower servers.
| FactSnippet No. 1,563,838 |
The SPARC64 VI processors featured in the SPARC Enterprise at its announcement were a 2.
| FactSnippet No. 1,563,839 |
SPARC64 VI X is a 16-core server microprocessor announced in 2012 and used in Fujitsu's M10 servers.
| FactSnippet No. 1,563,840 |
SPARC64 VI X+ is an enhanced SPARC64 VI X processor announced in 2013.
| FactSnippet No. 1,563,841 |