12 Facts About ARM Cortex-M


ARM Cortex-M is a group of 32-bit RISC ARM processor cores licensed by Arm Holdings.

FactSnippet No. 645,422

ARM Cortex-M family are ARM microprocessor cores which are designed for use in microcontrollers, ASICs, ASSPs, FPGAs, and SoCs.

FactSnippet No. 645,423

All ARM Cortex-M cores implement a common subset of instructions that consists of most Thumb-1, some Thumb-2, including a 32-bit result multiply.

FactSnippet No. 645,424

The ARM Cortex-M3 adds three Thumb-1 instructions, all Thumb-2 instructions, hardware integer divide, and saturation arithmetic instructions.

FactSnippet No. 645,425

The ARM Cortex-M4 adds DSP instructions and an optional single-precision floating-point unit .

FactSnippet No. 645,426

ARM architecture for ARM Cortex-M series removed some features from older legacy cores:.

FactSnippet No. 645,427

Capabilities of the 32-bit ARM Cortex-M instruction set is duplicated in many ways by the Thumb-1 and Thumb-2 instruction sets, but some ARM Cortex-M features don't have a similar feature:.

FactSnippet No. 645,428

The ARM Cortex-M0+ has complete instruction set compatibility with the ARM Cortex-M0 thus allowing the use of the same compiler and debug tools.

FactSnippet No. 645,429

ARM Cortex-M1 is an optimized core especially designed to be loaded into FPGA chips.

FactSnippet No. 645,430

Conceptually the ARM Cortex-M4 is a ARM Cortex-M3 plus DSP instructions, and optional floating-point unit .

FactSnippet No. 645,431

ARM Cortex-M7 is a high-performance core with almost double the power efficiency of the older ARM Cortex-M4.

FactSnippet No. 645,432

Conceptually the ARM Cortex-M23 is similar to a ARM Cortex-M0+ plus integer divide instructions and TrustZone security features, and has a 2-stage instruction pipeline.

FactSnippet No. 645,433