The early MIPS IV architectures were 32-bit; 64-bit versions were developed later.
FactSnippet No. 1,665,703 |
The early MIPS IV architectures were 32-bit; 64-bit versions were developed later.
FactSnippet No. 1,665,703 |
In March 2021, MIPS IV announced that the development of the MIPS IV architecture had ended as the company is making the transition to RISC-V.
FactSnippet No. 1,665,704 |
MIPS IV III was eventually implemented by a number of embedded microprocessors.
FactSnippet No. 1,665,705 |
MIPS IV V was completed by the integer-only MDMX extension to provide a complete system for improving the performance of 3D graphics applications.
FactSnippet No. 1,665,706 |
When MIPS IV Technologies was spun-out of Silicon Graphics in 1998, it refocused on the embedded market.
FactSnippet No. 1,665,707 |
MIPS IV is a modular architecture supporting up to four coprocessors.
FactSnippet No. 1,665,709 |
MIPS IV I has instructions that load and store 8-bit bytes, 16-bit halfwords, and 32-bit words.
FactSnippet No. 1,665,710 |
Since MIPS IV I is a 32-bit architecture, loading quantities fewer than 32 bits requires the datum to be either sign-extended or zero-extended to 32 bits.
FactSnippet No. 1,665,711 |
MIPS IV I requires all memory accesses to be aligned to their natural word boundaries, otherwise an exception is signaled.
FactSnippet No. 1,665,712 |
MIPS IV I has instructions to perform bitwise logical AND, OR, XOR, and NOR.
FactSnippet No. 1,665,713 |
MIPS IV I has instructions to perform left and right logical shifts and right arithmetic shifts.
FactSnippet No. 1,665,714 |
MIPS IV I has instructions for signed and unsigned integer multiplication and division.
FactSnippet No. 1,665,715 |
MIPS IV I has two instructions for software to signal an exception: System Call and Breakpoint.
FactSnippet No. 1,665,716 |
MIPS IV II removed the load delay slot and added several sets of instructions.
FactSnippet No. 1,665,717 |
MIPS IV III is a backwards-compatible extension of MIPS IV II that added support for 64-bit memory addressing and integer operations.
FactSnippet No. 1,665,718 |
MIPS IV III added a supervisor privilege level in between the existing kernel and user privilege levels.
FactSnippet No. 1,665,719 |
MIPS IV III removed the Coprocessor 3 support instructions, and reused its opcodes for the new doubleword instructions.
FactSnippet No. 1,665,720 |
MIPS IV was designed to mainly improve floating-point performance.
FactSnippet No. 1,665,721 |
MIPS IV added several new FP arithmetic instructions for both single- and double-precision FPNs: fused-multiply add or subtract, reciprocal, and reciprocal square-root.
FactSnippet No. 1,665,722 |
MIPS IV V added a new data type, the Paired Single, which consisted of two single-precision floating-point numbers stored in the existing 64-bit floating-point registers.
FactSnippet No. 1,665,723 |
MIPS IV has had several calling conventions, especially on the 32-bit platform.
FactSnippet No. 1,665,724 |
MIPS IV EABI is supported by GCC but not LLVM, and neither supports NUBI.
FactSnippet No. 1,665,725 |
MIPS IV processors are used in embedded systems such as residential gateways and routers.
FactSnippet No. 1,665,726 |
MIPS IV processors used to be popular in supercomputers during the 1990s, but all such systems have dropped off the TOP500 list.
FactSnippet No. 1,665,727 |
Sample MIPS IV-based platforms include both bare metal environments and platforms for booting unmodified Linux binary images.
FactSnippet No. 1,665,728 |
MARS is another GUI-based MIPS IV emulator designed for use in education, specifically for use with Hennessy's Computer Organization and Design.
FactSnippet No. 1,665,729 |
WebMIPS IV is a browser-based MIPS IV simulator with visual representation of a generic, pipelined processor.
FactSnippet No. 1,665,730 |