Unlike flash memory, DRAM is volatile memory, since it loses its data quickly when power is removed.
FactSnippet No. 424,072 |
Unlike flash memory, DRAM is volatile memory, since it loses its data quickly when power is removed.
FactSnippet No. 424,072 |
DRAM typically takes the form of an integrated circuit chip, which can consist of dozens to billions of DRAM memory cells.
FactSnippet No. 424,073 |
DRAM chips are widely used in digital electronics where low-cost and high-capacity computer memory is required.
FactSnippet No. 424,074 |
One of the largest applications for DRAM is the main memory in modern computers and graphics cards (where the "main memory" is called the graphics memory).
FactSnippet No. 424,075 |
In contrast, SRAM, which is faster and more expensive than DRAM, is typically used where speed is of greater concern than cost and size, such as the cache memories in processors.
FactSnippet No. 424,076 |
DRAM filed a patent in 1967, and was granted U S patent number 3, 387, 286 in 1968.
FactSnippet No. 424,077 |
MOS DRAM chips were commercialized in 1969 by Advanced Memory system, Inc of Sunnyvale, CA.
FactSnippet No. 424,078 |
DRAM is usually arranged in a rectangular array of charge storage cells consisting of one capacitor and transistor per data bit.
FactSnippet No. 424,080 |
Some DRAM matrices are many thousands of cells in height and width.
FactSnippet No. 424,081 |
Under some conditions, most of the data in DRAM can be recovered even if the DRAM has not been refreshed for several minutes.
FactSnippet No. 424,082 |
Each bit of data in a DRAM is stored as a positive or negative electrical charge in a capacitive structure.
FactSnippet No. 424,083 |
Up until the mid-1980s, the capacitors in DRAM cells were co-planar with the access transistor, thus they were referred to as planar capacitors.
FactSnippet No. 424,084 |
DRAM cells featuring capacitors above the substrate are referred to as stacked or folded plate capacitors.
FactSnippet No. 424,085 |
One-transistor, zero-capacitor DRAM cell has been a topic of research since the late-1990s.
FactSnippet No. 424,086 |
Refreshing of cells remains necessary, but unlike with 1T1C DRAM, reads in 1T DRAM are non-destructive; the stored charge causes a detectable shift in the threshold voltage of the transistor.
FactSnippet No. 424,087 |
DRAM cells are laid out in a regular rectangular, grid-like pattern to facilitate their control and access via wordlines and bitlines.
FactSnippet No. 424,088 |
DRAM cell area is given as n F, where n is a number derived from the DRAM cell design, and F is the smallest feature size of a given process technology.
FactSnippet No. 424,089 |
Bitline length is limited by the amount of operating current the DRAM can draw and by how power can be dissipated, since these two characteristics are largely determined by the charging and discharging of the bitline.
FactSnippet No. 424,090 |
Besides ensuring that the lengths of the bitlines and the number of attached DRAM cells attached to them are equal, two basic architectures to array design have emerged to provide for the requirements of the sense amplifiers: open and folded bitline arrays.
FactSnippet No. 424,091 |
Under some conditions most of the data in DRAM can be recovered even if it has not been refreshed for several minutes.
FactSnippet No. 424,092 |
An asynchronous DRAM chip has power connections, some number of address inputs, and a few (typically one or four) bidirectional data lines.
FactSnippet No. 424,093 |
Page mode DRAM is a minor modification to the first-generation DRAM IC interface which improved the performance of reads and writes to a row by avoiding the inefficiency of precharging and opening the same row repeatedly to access a different column.
FactSnippet No. 424,094 |
Page mode DRAM was later improved with a small modification which further reduced latency.
FactSnippet No. 424,095 |
In page mode DRAM, was asserted before the column address was supplied.
FactSnippet No. 424,096 |
Fast page mode DRAM was introduced in 1986 and was used with Intel 80486.
FactSnippet No. 424,097 |
EDO RAM, sometimes referred to as Hyper Page Mode enabled DRAM, is similar to Fast Page Mode DRAM with the additional feature that a new access cycle can be started while keeping the data output of the previous cycle active.
FactSnippet No. 424,098 |
Single-cycle EDO DRAM became very popular on video cards towards the end of the 1990s.
FactSnippet No. 424,099 |
Single data rate SDRAM is the original generation of SDRAM; it made a single transfer of data per clock cycle.
FactSnippet No. 424,100 |
Video DRAM is a dual-ported variant of DRAM that was once commonly used to store the frame-buffer in some graphics adaptors.
FactSnippet No. 424,102 |
Window DRAM is a variant of VRAM that was once used in graphics adaptors such as the Matrox Millennium and ATI 3D Rage Pro.
FactSnippet No. 424,103 |
MDRAM allows operations to two banks in a single clock cycle, permitting multiple concurrent accesses to occur if the accesses were independent.
FactSnippet No. 424,104 |
MDRAM was primarily used in graphic cards, such as those featuring the Tseng Labs ET6x00 chipsets.
FactSnippet No. 424,105 |